

1. A circuit, comprising:
 - a delay locked loop having a delay line with a plurality of tap outputs;
 - a first tap selection circuit that produces a first set of tap addresses to select a first set of the plurality of tap outputs from the delay line according to a first timing to produce
 - 5 a first output signal; and
 - a second tap selection circuit that produces a second set of tap addresses to select a second set of the plurality of tap outputs from the delay line according to a second timing to produce a second output signal.
- 10 2. The apparatus according to claim 1, further comprising a modulator combining the first and second output signals to produce a modulated output signal.
3. The apparatus according to claim 2, wherein the modulator frequency- modulates the first output signal with the second output signal.
- 15 4. The apparatus according to claim 2, wherein the modulator phase- modulates the first output signal with the second output signal.
5. The apparatus according to claim 2, wherein the modulator amplitude- modulates
- 20 the first output signal with the second output signal.

6. The apparatus according to claim 1, wherein the first tap selection circuit further comprises:

a first tap selection processor that selects the first set of the plurality of tap outputs from the delay line according to the first timing; and

5 a first demultiplexer responsive to the first tap selection processor to selectively route the selected first set of tap outputs to a common node to produce the first output signal.

7. The apparatus according to claim 6, wherein the second tap selection circuit
10 further comprises:

a second tap selection processor that selects the second set of the plurality of tap outputs from the delay line according to the second timing; and

a second demultiplexer responsive to the second tap selection processor to
15 selectively route the selected second set of tap outputs to the common node to produce the second output signal.

8. The apparatus according to claim 1, further comprising:

a tap selection processor that selects the first set of the plurality of tap outputs
20 from the delay line according to the first timing, and selects the second set of the plurality of tap outputs from the delay line according to the second timing;

a first demultiplexer responsive to the tap selection processor to selectively route
the selected first set of the plurality of tap outputs to a common node to produce the first
output signal; and

a second demultiplexer responsive to the tap selection processor to selectively
25 route the selected second set of the plurality of selected tap outputs to the common node
to produce the second output signal.

9. The apparatus according to claim 8, wherein the first tap selection processor comprises:

a frequency accumulator receiving an integer part K of $K.C$ where $K.C = F_{out} / F_{ref}$, where F_{out} is a desired output frequency and F_{ref} is a reference clock frequency, and
5 wherein the frequency accumulator is clocked by F_{ref} , and

a phase accumulator that receives the fractional part C of $K.C$, wherein the phase accumulator is clocked by an overflow of the frequency accumulator, and wherein the frequency accumulator produces the first set of the plurality of tap output addresses as an output thereof.

10

10. The apparatus according to claim 9, wherein the second tap selection processor comprises a phase offset adder receiving the first set of the plurality of tap outputs as a first input and a normalized phase shift as a second input thereto and producing the second set of the plurality of tap output addresses as an output thereof, and wherein the
15 phase offset adder is clocked by the overflow of the frequency accumulator.

20

11. A circuit for producing two output signals having frequency F_{out} and differing by a phase shift, comprising:

a delay locked loop having a plurality of addressable tap outputs;

a tap selection circuit that selects a first sequence of tap addresses C_{ja} ; and

5 an adder that adds a normalized phase shift component $\Phi = K.C$ (a desired phase shift) to the first sequence of tap addresses C_{ja} to produce a second sequence of tap addresses C_{jb} , where $K.C = F_{out} / F_{ref}$, and F_{ref} being a reference clock frequency.

10 12. The apparatus according to claim 11, further comprising a first multiplexer and a second multiplexer, and wherein the first sequence of tap addresses C_{ja} are applied to the first multiplexer to produce a first output signal F_{outa} , and wherein the second sequence of tap addresses C_{jb} are applied to the second multiplexer to produce a second output signal F_{outb} , and wherein F_{outa} differs from F_{outb} by the desired phase shift.

15 13. The apparatus according to claim 11, wherein the desired phase shift comprises ± 90 degrees.

14. The apparatus according to claim 11, wherein the desired phase shift component Φ comprises a time varying phase shift component.

15. A circuit for producing two output signals differing by a phase shift, comprising:
 a delay locked loop having a plurality of addressable delay line tap outputs, the delay locked loop synthesizing the output signals at a frequency F_{out} , with $K.C = F_{out} / F_{ref}$, and F_{ref} being a reference clock frequency;
- 5 a tap selection circuit that selects a sequence of tap addresses C_{ja} ;
 a first multiplexer, wherein the sequence of tap addresses C_{ja} are applied to a plurality of inputs of the first multiplexer to produce a first output signal F_{outa} ; and
 a second multiplexer, wherein the sequence of tap addresses C_{ja} are added to a delay factor $\alpha K.C$ where α is a desired phase shift and applied to a plurality of inputs of
- 10 the second multiplexer to produce a second output signal F_{outb} .
16. The apparatus according to claim 15, wherein the first and second multiplexers each comprise N:1 multiplexers having N inputs.
- 15 17. The apparatus according to claim 15, wherein α corresponds to a fixed phase shift.
18. The apparatus according to claim 15, wherein the α corresponds to ± 90 degrees.
19. The apparatus according to claim 15, wherein the α comprises a time varying
- 20 phase shift.

20. A digital modulator, comprising:
a delay locked loop having a delay line with a plurality of tap outputs; and
a tap selection processor that selects a sequence of time varying tap addresses $C(t)$
that vary in accordance with a modulating signal $m(t)$.

5

21. The apparatus according to claim 20, further comprising a multiplexer circuit, and
wherein the time varying tap addresses $C(t)$ are applied to the multiplexer circuit to select
a time varying sequence of tap outputs as an output signal $F_{out}(t)$.

- 10 22. The apparatus according to claim 21, wherein the time varying tap addresses $C(t)$
are selected to amplitude modulate the output signal $F_{out}(t)$ by the modulating signal $m(t)$.

23. The apparatus according to claim 21, wherein the time varying tap addresses $C(t)$
are selected to phase modulate the output signal $F_{out}(t)$ by the modulating signal $m(t)$.

15

24. The apparatus according to claim 21, wherein the time varying tap addresses $C(t)$
are selected to frequency modulate the output signal $F_{out}(t)$ by the modulating signal $m(t)$.

25. The apparatus according to claim 21, wherein the time varying tap addresses $C(t)$
20 are selected to modulate the output signal $F_{out}(t)$ in a combination of at least two of
amplitude, phase and frequency modulation.

26. The apparatus according to claim 21, wherein the modulating signal $m(t)$ comprises an analog signal.

27. The apparatus according to claim 21, wherein the modulating signal $m(t)$
5 comprises a data signal.

CM03359J

28. A digital phase modulator, comprising:
a delay locked loop having a delay line with a plurality of tap outputs;
a tap selection processor that selects a sequence of time varying tap addresses $C_j(t)$
that vary in time in accordance with a modulating signal $m(t)$; and

5 a multiplexer circuit, and wherein the time varying tap addresses $C_j(t)$ are applied
to the multiplexer circuit to select a time varying sequence of tap outputs as a phase
modulated output signal $F_{out}(t)$.

10 29. The apparatus according to claim 28, wherein the tap selection processor
comprises an adder that adds the modulating signal $m(t)$ to a selected sequence of tap
addresses C_j to produce $C_j(t)$.

15 30. The apparatus according to claim 28, wherein the time varying tap addresses $C_j(t)$
are further selected to amplitude modulate the output signal $F_{out}(t)$ in accordance with the
modulating signal $m(t)$.

20 31. The apparatus according to claim 28, wherein the time varying tap addresses $C(t)$
are further selected to frequency modulate the output signal $F_{out}(t)$ in accordance with the
modulating signal $m(t)$.

32. The apparatus according to claim 28, wherein the modulating signal $m(t)$
comprises an analog signal.

25 33. The apparatus according to claim 28, wherein the modulating signal $m(t)$
comprises a data signal.

34. A digital frequency modulator, comprising:
a delay locked loop having a delay line with a plurality of tap outputs;
a tap selection processor that selects a sequence of time varying tap addresses $C_j(t)$
that vary in time in accordance with a modulating signal $m(t)$; and
5 a multiplexer circuit, and wherein the time varying tap addresses $C_j(t)$ are applied
to the multiplexer circuit to select a time varying sequence of tap outputs as a frequency
modulated output signal $F_{out}(t)$.
35. The apparatus according to claim 34, wherein the tap selection processor
10 comprises an integrator that integrates the modulating signal $m(t)$ and an adder that adds
the integrated modulating signal $m(t)$ to a selected sequence of tap addresses C_j to
produce $C_j(t)$.
36. The apparatus according to claim 34, wherein the time varying tap addresses $C_j(t)$
15 are further selected to amplitude modulate the output signal $F_{out}(t)$ in accordance with the
modulating signal $m(t)$.
37. The apparatus according to claim 34, wherein the time varying tap addresses $C(t)$
are further selected to phase modulate the output signal $F_{out}(t)$ in accordance with the
20 modulating signal $m(t)$.
38. The apparatus according to claim 35, wherein the modulating signal $m(t)$
comprises an analog signal.
- 25 39. The apparatus according to claim 34, wherein the modulating signal $m(t)$
comprises a data signal.

40. A digital amplitude modulator, comprising:
a delay locked loop having a delay line with a plurality of tap outputs;
a tap selection processor that selects a sequence of time varying tap addresses $C_j(t)$
that vary in time in accordance with a modulating signal $m(t)$; and

5 a multiplexer circuit, and wherein the time varying tap addresses $C_j(t)$ are applied
to the multiplexer circuit to select a time varying sequence of tap outputs as an amplitude
modulated output signal $F_{out}(t)$.

41. The apparatus according to claim 40, wherein the tap selection processor
10 comprises:

a first adder that adds the modulating signal $m(t)$ to a selected sequence of tap
addresses C_{ja} to produce a first sequence of time varying tap addresses $C_{jb}(t)$;

a second adder that subtracts the modulating signal $m(t)$ from the selected
sequence of tap addresses C_{ja} to produce a second sequence of time varying tap addresses
15 $C_{jc}(t)$; and

wherein $C_j(t)$ comprises $C_{ja}(t)$ and $C_{jb}(t)$;
and wherein the multiplexer circuit comprises:

a first multiplexer receiving the first sequence of time varying tap addresses $C_{jb}(t)$
to produce a first output signal $V_1(t)$; and

20 a second multiplexer receiving the second sequence of time varying tap addresses
 $C_{jc}(t)$ to produce a second output signal $V_2(t)$;
and further comprising:

a summation circuit that adds $V_1(t)$ to $V_2(t)$ to obtain an amplitude modulated
output signal $V(t)$.

25

42. The apparatus according to claim 41, wherein the adding circuit comprises an
analog summation circuit.

43. The apparatus according to claim 42, wherein the summation circuit comprises a
30 three state analog summation circuit.

44. The apparatus according to claim 43, wherein the three state analog summation circuit comprises a NAND gate and a NOR gate, each receiving $V1(t)$ and $V2(t)$ and producing first and second outputs therefrom; and a first and a second transistor
5 connected in series and driven by the first and second outputs respectively to produce a three state output at a node coupling the first transistor with the second transistor.

45. The apparatus according to claim 40, wherein the time varying tap addresses $C_j(t)$ are further selected to frequency modulate the output signal $F_{out}(t)$ in accordance with the
10 modulating signal $m(t)$.

46. The apparatus according to claim 40, wherein the time varying tap addresses $C(t)$ are further selected to phase modulate the output signal $F_{out}(t)$ in accordance with the
15 modulating signal $m(t)$.

47. The apparatus according to claim 40, wherein the modulating signal $m(t)$ comprises an analog signal.

48. The apparatus according to claim 40, wherein the modulating signal $m(t)$
20 comprises a data signal.

49. A method of producing multiple output frequencies using a delay locked loop having a delay line with a plurality of tap outputs, comprising:

selecting a first sequence of the tap outputs according to a first timing to produce a first output signal F_{out1} ; and

5 selecting a second sequence of the tap outputs according to a second timing to produce a second output signal F_{out2} .

50. The method according to claim 49, further comprising:

applying addresses of the first sequence of tap outputs to a first multiplexer to
10 select the first sequence of tap outputs; and

applying addresses of the second sequence of tap outputs to a second multiplexer to select the second sequence of tap outputs.

51. The method according to claim 50, further comprising modulating the first
15 sequence of tap outputs with the second sequence of tap outputs.

52. A method of producing two output signals differing by a phase shift in a delay locked loop circuit having a delay line with a plurality of addressable tap outputs, comprising:

- 5 selecting a first sequence of tap addresses C_{ja} ; and
 adding a phase shift component Φ to the first sequence of tap addresses C_{ja} to produce a second sequence of tap addresses C_{jb} .

53. The method according to claim 52, further comprising:

- 10 applying the first sequence of tap addresses C_{ja} to a first multiplexer to produce a first output signal F_{outa} ; and
 applying the second sequence of tap addresses C_{jb} to a second multiplexer to produce a second output signal F_{outb} , and wherein F_{outa} differs from F_{outb} by a phase shift related to Φ .

- 15 54. The method according to claim 52, wherein the phase shift comprises ± 90 degrees.

55. The method according to claim 52, wherein the phase shift component Φ comprises a time varying phase shift component.

56. A method of producing two output signals differing by a phase shift using a delay locked loop having a plurality of addressable delay line tap outputs, comprising:

selecting a sequence of tap addresses C_{ja} ;

5 applying the sequence of tap addresses C_{ja} to a plurality of inputs of a first multiplexer to produce a first output signal F_{outa} ; and

applying the sequence of tap addresses C_{ja} to a plurality of inputs of a second multiplexer to produce a second output signal F_{outb} ;

10 wherein F_{out1} differs from F_{out2} by the phase shift, and wherein the phase shift is determined by a constant difference in address location selected by the sequence of tap addresses C_{ja} between the first and second multiplexers.

57. The method according to claim 56, wherein the first and second multiplexers are connected to the tap outputs in a manner such that a tap address C_{La} selects an input corresponding to tap number L of the first multiplexer and corresponding to tap number
15 $L + \Phi$ in the second multiplexer, where Φ is a phase shift normalized to a length of the delay line.

58. The method according to claim 57, wherein the sequence of tap addresses C_{ja} is applied to the second multiplexer through a delay element.
20

58. The apparatus according to claim 56, wherein the phase shift corresponds to ± 90 degrees.

60. The apparatus according to claim 56, wherein the phase shift comprises a time
25 varying phase shift.

61. A method of providing digital modulation, comprising:
providing a delay locked loop having a delay line with a plurality of tap outputs;
receiving a modulating signal $m(t)$; and
selecting a sequence of time varying tap addresses $C(t)$ that vary in accordance
5 with the modulating signal $m(t)$.
62. The method according to claim 61, further comprising applying the tap addresses
 $C(t)$ to a multiplexer circuit to select a time varying sequence of tap outputs as an output
signal $F_{out}(t)$.
- 10 63. The method according to claim 62, wherein the time varying tap addresses $C(t)$ are
selected to amplitude modulate the output signal $F_{out}(t)$ by the modulating signal $m(t)$.
64. The method according to claim 62, wherein the time varying tap addresses $C(t)$ are
15 selected to phase modulate the output signal $F_{out}(t)$ by the modulating signal $m(t)$.
65. The method according to claim 62, wherein the time varying tap addresses $C(t)$ are
selected to frequency modulate the output signal $F_{out}(t)$ by the modulating signal $m(t)$.
- 20 66. The method according to claim 62, wherein the time varying tap addresses $C(t)$ are
selected to modulate the output signal $F_{out}(t)$ in a combination of at least two of
amplitude, phase and frequency modulation.

69. A method of providing digital phase modulation in a delay locked loop having a delay line with a plurality of tap outputs, comprising:

selecting a sequence of time varying tap addresses $C_j(t)$ that vary in time in accordance with a modulating signal $m(t)$; and

5 applying the time varying tap addresses $C_j(t)$ to a multiplexer circuit to select a time varying sequence of tap outputs as a phase modulated output signal $F_{out}(t)$.

70. The method according to claim 69, wherein the selecting comprises adding the modulating signal $m(t)$ to a selected sequence of tap addresses C_j to produce $C_j(t)$.

71. A method of providing digital frequency modulation in a delay locked loop circuit having a delay line with a plurality of tap outputs, comprising:

selecting a sequence of time varying tap addresses $C_j(t)$ that vary in time in accordance with a modulating signal $m(t)$; and

5 applying the time varying tap addresses $C_j(t)$ to a multiplexer circuit to select a time varying sequence of tap outputs as a frequency modulated output signal $F_{out}(t)$.

72. The method according to claim 71, wherein the selecting comprises:

integrating the modulating signal $m(t)$; and

10 adding the integrated modulating signal $m(t)$ to a selected sequence of tap addresses C_j to produce $C_j(t)$.

73. A method of providing digital amplitude modulation in a delay locked loop circuit having a delay line with a plurality of tap outputs, comprising:

selecting a sequence of time varying tap addresses $C_j(t)$ that vary in time in accordance with a modulating signal $m(t)$; and

5 applying the time varying tap addresses $C_j(t)$ to a multiplexer circuit to select a time varying sequence of tap outputs as an amplitude modulated output signal $F_{out}(t)$.

74. The method according to claim 73, wherein the selecting comprises:

10 adding the modulating signal $m(t)$ to a selected sequence of tap addresses C_{ja} to produce a first sequence of time varying tap addresses $C_{jb}(t)$; and

subtracting the modulating signal $m(t)$ from the selected sequence of tap addresses C_{ja} to produce a second sequence of time varying tap addresses $C_{jc}(t)$;

wherein $C_j(t)$ comprises $C_{ja}(t)$ and $C_{jb}(t)$.

15 75. The method according to claim 74, and wherein the applying comprises:

applying the first sequence of time varying tap addresses $C_{jb}(t)$ to a first multiplexer to produce a first output signal $V_1(t)$; and

20 applying the second sequence of time varying tap addresses $C_{jc}(t)$ to a second multiplexer produce a second output signal $V_2(t)$.

76. The method according to claim 75, further comprising adding $V_1(t)$ to $V_2(t)$ to obtain an amplitude modulated output signal $V(t)$.

25 77. The method according to claim 76, wherein the adding is carried out in an analog summation circuit.

78. The method according to claim 77, wherein the analog summation circuit comprises a three state analog summation circuit.

79. A method of selecting delay line taps to produce an output signal from a delay locked loop, comprising:

computing an tap address $P.Q$ where P is an integer part and Q is a fractional part;

and

- 5 selecting a delay line tap address of P during a portion of an operational cycle and of $P+1$ during a remainder of the operational cycle, with the regularity of selection of P and $P+1$ determined by an algorithm that establishes an average value of the tap address as approximately $P.Q$.

- 10 80. The method according to claim 79, wherein the algorithm selects the value of P for $0.Q$ operational cycles and $P+1$ for $1 - 0.Q$ operational cycles.